

INTERNATIONAL  
STANDARD

**ISO/IEC**  
**15205**  
**IEEE**  
**Std 1496**

First edition  
2000-06

---

---

**SBus – Chip and module interconnect bus**

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

[ISO/IEC 15205:2000](https://standards.iteh.ai/catalog/standards/sist/9971d33c-6f2f-4df8-9795-b2f19acd7a83/iso-iec-15205-2000)

<https://standards.iteh.ai/catalog/standards/sist/9971d33c-6f2f-4df8-9795-b2f19acd7a83/iso-iec-15205-2000>



Reference number  
ISO/IEC 15205:2000(E)  
IEEE  
Std 1496, 1993 Edition

**Abstract:** An input/output expansion bus with a 32- or 64-bit width is described in this standard. The SBus is designed for systems requiring a small number expansion ports. SBus Cards may be connected to a standard Sbus Connector mounted on the motherboard. SBus Devices may also be attached to the SBus directly on the system's motherboard. The dimensions of the SBus Card are 83,8 mm by 146,7 mm, making the cards appropriate for small computer systems that make extensive use of highly integrated circuits. The SBus Cards are designed to be installed in a plane parallel to the system's motherboard as mezzanine cards. They are designed to provide connections for devices external to the computer system through an exposed back panel. The form factor is useful in Futurebus+, VMEbus, desktop computers, and similar applications. The SBus has the capability of transferring data at rates up to 168 Mbytes/s, depending on the implementation options selected.

SBus Cards may either serve as Masters on the bus, providing all virtual address information as well as the data to be transferred, or they may serve as Slaves on the bus, providing data transfer according to the requirements of some other SBus Master. The SBus Master for a data transfer is selected by an arbitration process managed by the single SBus Controller on the SBus. The SBus Controller provides a virtual to physical address translation service.

**Keywords:** I/O bus, SBus, SBus Card, Standard for Boot Firmware.  
<https://standards.itec.ai/catalog/standards/sist/9971d55c-6121-4d18-9795-b2f19acd7a83/iso-iec-15205-2000>

---

The Institute of Electrical and Electronics Engineers, Inc.  
345 East 47th Street, New York, NY 10017-2394, USA

Copyright © 1993 by the Institute of Electrical and Electronics Engineers, Inc.  
All rights reserved. First published in 1993.

ISBN 2-8318-5165-3

*No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.*

INTERNATIONAL  
STANDARD

**ISO/IEC**  
**15205**  
**IEEE**  
**Std 1496**

First edition  
2000-06

---

---

**SBus – Chip and module interconnect bus**

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

Sponsor

<https://standards.iteh.ai/standards/ISO/IEC/15205/2000>  
**Bus Architecture Standards Committee**  
**of the IEEE Computer Society**



PRICE CODE X

*For price, see current catalogue*

## CONTENTS

	Page
FOREWORD .....	4
INTRODUCTION .....	5
Clause	
1 General.....	8
1.1 Scope and object .....	8
1.2 Normative references.....	8
2 Definitions, usage of special terms, acronyms, and editorial conventions .....	9
2.1 Definitions .....	9
2.2 Usage of special terms .....	13
2.3 Acronyms.....	13
2.4 Editorial conventions.....	13
3 Overview.....	14
3.1 System overview.....	14
3.2 Overview of configurations.....	16
3.3 General design information.....	19
3.4 Performance .....	21
4 Signal definitions .....	23
4.1 CLK signal .....	23
4.2 RST* signal .....	24
4.3 PA[27:0] signals.....	25
4.4 SEL* signal.....	25
4.5 AS* signal.....	26
4.6 BR* signal.....	26
4.7 BG* signal .....	26
4.8 D[31:0], D[63:0], and DP signals .....	27
4.9 SIZ[2:0] signals.....	28
4.10 RD signal.....	28
4.11 ACK[2:0]* signals.....	29
4.12 LERR* signal .....	31
4.13 INT[7:1]* signals .....	32
5 SBus cycle definitions .....	33
5.1 Arbitration Phase .....	33
5.2 Translation Phase .....	34
5.3 Extended Transfer Information Phase .....	36
5.4 Transfer Phase .....	40
5.5 Dual function SBus Devices.....	58
5.6 Exception conditions.....	59
5.7 Extended Transfer locking protocol.....	60

Clause	Page
6 SBus electrical requirements.....	62
6.1 Power .....	62
6.2 Electronic characteristics .....	63
6.3 Electronic timing requirements .....	66
6.4 Compliance requirements .....	69
7 Environmental requirements.....	69
7.1 Operating range.....	69
8 Mechanical requirements .....	70
8.1 SBus Slot Connector.....	70
8.2 SBus Card .....	74
8.3 Panel installation .....	88
9 SBus program interface .....	89
9.1 Introduction.....	89
9.2 Program format and interpretation .....	89
9.3 Required FCode attributes .....	90
9.4 FCode language .....	90
9.5 Special functions of Word 0 .....	90
Annex A (informative) Compliance checklist.....	92
Annex B (informative) Known implementation variations.....	97
Bibliography .....	101
Index .....	102

STANDARD PREVIEW  
(standards.iteh.ai)

ISO/IEC 15205:2000

<https://standards.iteh.ai/catalog/standards/sist/9971d33c-6f2f-4d8-9795-b2f19acd7a83/iso-iec-15205-2000>

## SBus – CHIP AND MODULE INTERCONNECT BUS

### FOREWORD

- 1) ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialized system for worldwide standardization. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organization to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organizations, governmental and non-governmental, in liaison with ISO and IEC, also take part in the work.
- 2) In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC 1. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75 % of the national bodies casting a vote.
- 3) Attention is drawn to the possibility that some of the elements of this International Standard may be the subject of patent rights. ISO and IEC shall not be held responsible for identifying any or all such patent rights.

International Standard ISO/IEC 15205 was prepared by subcommittee 26: Microprocessor systems, of ISO/IEC joint technical committee 1: Information technology.

International Standards are drafted in accordance with ISO/IEC Directives, Part 3.

Annexes A and B are for information only.

This standard must be used in conjunction with the latest edition of the following standard:  
IEEE Std 1275.

<https://standards.iteh.ai/catalog/standards/sist/9971d33c-6f2f-4df8-9795-b2f19acd7a83/iso-iec-15205-2000>



International Electrotechnical Commission • 3, rue de Varembe, PO Box 131,  
CH-1211-Geneva 20, Switzerland • Telephone: +41 22 919 0211 •  
Telefax: +41 22 919 0300 • e-mail: inmail@iec.ch •  
URL: <http://www.iec.ch>

## INTRODUCTION

(This introduction is not a normative part of ISO/IEC 15205:2000, but is included for information only.)

This IEEE standard documents the implementation of the popular SBus interface. The SBus, originally developed and documented by Sun Microsystems as an I/O expansion bus, uses a standard form factor SBus Card that is a suitable size for the use of VLSI circuits in small computers. It has a high bandwidth and is capable of data transfer 8, 16, 32, or 64 bits in width. This standard includes the set of functionality originally documented by the *SBus Specification B.0* (Sun Microsystems Part #800.5922-10, Revision A, December 1990) and clarifies, corrects, and extends that functionality as required. The IEEE P1275 Working Group is developing a standard for boot firmware, which will define and document the initialization and boot interface for SBus Cards.

Special thanks are due to Bob Snively (P1496 Working Group draft technical editor) for the many hours spent in converting this document from the original *SBus Specification B.0* and editing it into its final form. Also deserving of thanks are Jim Lyle (P1496 Working Group vice Chair), Barbara Vance (P1496 Working Group former Secretary), Bob Gianni (P1496 Working Group Secretary), and Steve Hix (P1496 draft document editor) for their support in the Committee work and the generation of this document.

The following people were members of the P1496 Working Group that approved the draft for submission to IEEE for sponsor ballot:

**iTeh STANDARD PREVIEW**

**Wayne Fischer, Chair**  
**(standards.itih.ai)**

**James Lyle, Co-Chair**

**Robert Gianni, Secretary**

**Robert Snively, Draft Technical Editor**  
<https://standards.iteh.ai/catalog/standards/iso-iec-15205-2000/b2f19acd7a83/iso-iec-15205-2000>

Sanjay Adkar  
Steven W. Aiken  
Ray S. Alderman  
Ravi Anantharaman  
James Antonellis  
Tom Armbruster  
Jon K. Bennett  
C.J. Beynon  
Paul Borrill  
Mike Chastain  
Gary Croak  
Scott Eichmann  
Robert Elliott  
Jurgen Fey  
Larry Fiedler  
William A. Fox  
Paul Fulton  
Brad Giffel

Steve Golson  
Anthony A. Goodloe  
James N. Hardage, Jr.  
Hans Heilborn  
Kai Holz  
Timothy Hu  
Mohammad Issa  
Shinkyō Kaku  
Kuljeet Kalkat  
Thomas Kappler  
Bill Keshlear  
Gary Kidwell  
Erik Kristenson  
Ernst H. Kristiansen  
Joel Libove  
James Ludemann  
Susan Mason  
Shrenik Mehta  
Donald J. Murphy

Elwood Parsons  
Heinz Piorunneck  
Jack Regula  
Eayne Rickard  
Michael Saari  
Siamak Salimpour  
Gary Sloane  
Martin Sodos  
Richard Spratt  
Mike Strang  
Lars Themsjö  
David Therrien  
Istvan Vadasz  
Barbara Vance\*  
Naor Wallach  
Eike Waltz  
Leo Yuan  
Janusz Zalewski

\* Former Secretary

The following persons were on the balloting committee:

Amir Abouelnaga	Larry E. Gerald	Richard Mueller
Edward W. Aichinger	Robert R. Gianni	Michael Orlovsky
Ray S. Alderman	Steve Golson	Mira Pauker
Richard P. Ames	Julio Gonzalez-Sanz	Philip K. Piele
Keith D. Anthony	John Griffith	Rochit Rajsuman
Behrooz Bandall	Hans H. Heilborn	Brian Ramelson
Chris Bezirtzoglou	Zoltan R. Hunor	Gary Sloane
Michael L. Bradley	Edgar Jacques	Bob Snively
Scott M. Buck	David V. James	Michael Teener
Steven Cobb	Horace Jones	Joseph P. Trainor
Robert Crowde	W. Frederick Ki	Robert Tripi
Doug Degroot	Ernst H. Kristiansen	Rudolf Usselmann
Dante Del Corso	Lak Ming Lam	Clarence M. Weaver
Samuel Duncan	Gerry Laws	Michael Wenzel
Wilhelm P. Evertz	Boon Lum Lim	Andrew Wilson
Wayne Fischer	Marlyn Miner	Robert J. Wood
Chee K. Fong	William E. Molyneaux	David L. Wright
Joseph D. George		Oren Yuen

**iTeh STANDARD PREVIEW**  
(standards.iteh.ai)

When the IEEE Standards Board approved this standard on June 17, 1993, it had the following membership:

**Wallace S. Read, Chair** **Donald C. Loughry, Vice Chair**

**Andrew G. Salem, Secretary**  
<https://standards.iteh.ai/catalog/standards/sist/9971d5bc-6f2f-4df8-9795-b2f19acd7a83/iso-iec-15205-2000>

Gilles A. Baril	Ben C. Johnson	T. Don Michael*
Clyde R. Camp	Walter J. Karplus	Marco Migliaro
Donald C. Fleckenstein	Lorraine C. Kevra	L. John Rankine
Jay Forster*	E. G. Al Kiener	Arthur K. Reilly
David F. Franklin	Ivor N. Knight	Ronald H. Reimer
Ramiro Garcia	Joseph L. Koepfinger*	Gary S. Robinson
Donald N. Heirman	D. N. Jim Logothetis	Leonard L. Tripp
Jim Isaak		Donald W. Zipse

\* Member Emeritus

Also included are the following nonvoting IEEE Standards Board liaisons:

Satish K. Aggarwal  
James Beall  
Richard B. Engelman  
David E. Soffrin  
Stanley Warshaw

Paula M. Kelty  
*IEEE Standards Project Editor*



**IEEE Standards documents** are developed within the Technical Committees of the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Board. Members of the committees serve voluntarily and without compensation. They are not necessarily members of the Institute. The standards developed within IEEE represent a consensus of the broad expertise on the subject within the Institute as well as those activities outside of IEEE that have expressed an interest in participating in the development of the standard.

Use of an IEEE Standard is wholly voluntary. The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard. Every IEEE Standard is subjected to review at least every five years for revision or reaffirmation. When a document is more than five years old and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE Standard.

Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affiliation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare appropriate responses. Since IEEE Standards represent a consensus of all concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason IEEE and the members of its technical committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments on standards and requests for interpretations should be addressed to:

Secretary, IEEE-SA Standards Board  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331  
USA

Note: Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE shall not be responsible for identifying all patents for which a license may be required by an IEEE standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

Authorization to photocopy portions of any individual standard for internal or personal use is granted by the Institute of Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance Center. To arrange for payment of licensing fee, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; (508) 750-8400. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

## SBus – CHIP AND MODULE INTERCONNECT BUS

### 1 General

#### 1.1 Scope and object

SBus is a high performance computer I/O interface for connecting integrated circuits and SBus Cards to a computer system motherboard. This standard defines the mechanical, electrical, environmental, and protocol requirements for the design of SBus Cards and the computer system motherboard that supports those cards.

Every SBus Card shall implement appropriate self-descriptive and initialization firmware using FCode, which is similar to the Forth programming language. The details of this firmware standard are beyond the scope of this standard.<sup>1)</sup> In addition, other software interfaces may be used for communication with SBus Cards.

SBus is intended to provide a high performance I/O bus interface with a small mechanical form factor. The small size, high levels of integration, and low power usage of SBus Cards enable them to be used in laptop computers, compact desktop computers, and other applications requiring similar characteristics. SBus Cards are mounted in a plane parallel to the motherboard of the computer system, allowing the computer system to have a low profile. SBus is not designed as a general purpose backplane bus.

SBus allows transfers to be in units of 8, 16, 32, or 64 bits. Burst transfers are allowed to further improve performance. SBus allows a number of SBus Master devices to arbitrate for access to the bus. The chosen SBus Master provides a 32-bit virtual address which the SBus Controller maps to the selection of the proper SBus Slave and the development of the 28-bit physical address for that Slave. The selected SBus Slave then performs the data transfers requested by the SBus Master. Simple SBus Cards may be designed to operate solely as Slaves on the SBus.

#### 1.2 Normative references

The following normative documents contain provisions which, through reference in this text, constitute provisions of this International Standard. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this International Standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references, the latest edition of the normative document referred to applies. Members of IEC and ISO maintain registers of currently valid International Standards.

IEEE Std 1275:1994, IEEE Standard for Boot (Initialization Configuration) Firmware: Core Requirements and Practices<sup>2)</sup>

<sup>1)</sup> A firmware interface standard is under consideration.

<sup>2)</sup> IEEE publications are available from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331, USA (standards.ieee.org/).

## 2 Definitions, usage of special terms, acronyms, and editorial conventions

### 2.1 Definitions

For the purposes of this standard the following definitions apply.

#### 2.1.1

##### **assert**

- a) for a single signal: to drive a signal to the one (1), or asserted, logic state.
- b) for a set of parallel signals of the same function: to place the desired logic state pattern on the bus, which may include both one and zero values

#### 2.1.2

##### **byte**

set of eight bit-parallel signals corresponding to binary digits operated on as a unit

The most significant bit carries index value 7 and the least significant bit carries index value 0.

#### 2.1.3

##### **byte Slave**

SBus Slave having a data path only through bits D[31:24] of the data bus

#### 2.1.4

##### **Bus Sizing**

the dynamic modification of the data transfer width to meet the SBus Slave's bus width requirements [see 5.4.6]

#### 2.1.5

##### **CLK**

a fixed-frequency clock signal; the main SBus timing signal

#### 2.1.6

##### **clock cycle**

one period of the CLK signal, beginning with the rising edge of the signal and ending on the following rising edge of the signal

#### 2.1.7

##### **Controller**

see **SBus Controller**

#### 2.1.8

##### **central processing unit (CPU)**

describes that part of a computer that does the primary computational functions; loosely describes the computer system other than connected input and output devices

#### 2.1.9

##### **double-word**

eight bytes or 64 bits operated on as a unit.

The most significant byte carries index value 0 and the least significant byte carries index value 7.

#### 2.1.10

##### **half-word**

two bytes or 16 bits operated on as a unit

The most significant byte carries index value 0 and the least significant byte carries index value 1.

**2.1.11**

**half-word Slave**

an SBus Slave having a data path only through bits D[31:16] of the data bus

**2.1.12**

**high (H) level**

a signal voltage within the more positive (less negative) of the two ranges of logic levels chosen to represent the logic states

**2.1.13**

**holding amplifier**

receiver circuit incorporating feedback that maintains the present input logic level in the absence of any other drive signals on the signal line

**2.1.14**

**logic state**

one of two possible abstract states that may be taken on by a binary logic variable

See **one, zero, assert, negate, signal state**.

**2.1.15**

**logic level**

any level within one of two non-overlapping ranges of values of voltage used to represent the logic states

See **high, low**.

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

**2.1.16**

**low (L) level**

a signal voltage within the more negative (less positive) of the two ranges of logic levels chosen to represent the logic states [ISO/IEC 15205:2000](#)

<https://standards.iteh.ai/catalog/standards/sist/9971d33c-6f2f-4df8-9795-b2f19acd7a83/iso-iec-15205-2000>

**2.1.17**

**mandatory**

The referenced item is required to claim compliance with this standard.

**2.1.18**

**Master**

See **SBus Master**.

**2.1.19**

**motherboard**

the printed circuit board on which an SBus Card is mounted through the connectors specified by this standard

**2.1.20**

**negate**

to drive a signal or a parallel set of signals to the zero logic state

**2.1.21**

**odd parity**

within a field or set of fields, an odd number of bits having the logical state of one; the exclusive-OR of all the bits being checked has the value of 1

**2.1.22**

**one ("1")**

a true logic state or a true condition of a variable

**2.1.23**  
**optional**

The referenced item is not required to claim compliance with this standard. Implementation of an optional item should be as defined in this standard.

**2.1.24**  
**reserved**

the term used for signals, bits, fields, and code values that are set aside for future standardization

**2.1.25**  
**SBus**

- a) the correct spelling of the noun describing the bus defined by this standard
- b) the name for the Chip and Module Interconnect Bus described by this standard

**2.1.26**  
**SBus Card**

a physical printed circuit assembly that conforms to the single-width or double-width mechanical specifications; meets the connector, power, and signal assignment requirements of this standard and contains one or more SBus Devices

**2.1.27**  
**SBus Controller**

the SBus Device that performs all the centralized services for the SBus, including bias circuitry, arbitration, and address translation for SBus Masters, and selection of and time-outs for SBus Slaves

**2.1.28**  
**SBus cycle**

one complete operation on the SBus, consisting of a set of phases beginning with an optional Arbitration Phase and progressing through the optional Translation Phase, the optional Extended Transfer Information Phase, and the Transfer Phase

**2.1.29**  
**SBus Device**

a set of circuitry complying with the electrical and protocol requirements of the SBus and properly implementing all the signals of the SBus

An SBus Device may reside on the computer motherboard or it may be on an SBus Card. See **SBus Controller**, **SBus Master**, **SBus Slave**.

**2.1.30**  
**SBus Master**

the SBus Device that requests data transfers to be performed by an SBus Slave

**2.1.31**  
**SBus Master port**

in an SBus Device that combines both an SBus Master and an SBus Slave, the circuitry that is associated with the SBus Master

**2.1.32**  
**SBus Slave**

the SBus Device providing the function of performing the data transfers requested by an SBus Master; the address space for the data transfers may contain data, control registers, or sense registers



#### 2.1.43

##### **word**

four bytes or 32 bits operated on as a unit

The most significant byte carries index value 0 and the least significant byte carries the index value 3.

#### 2.1.44

##### **zero**

a false logic state or a false condition of a variable

### 2.2 Usage of special terms

The use of special terms in this standard is explained here to prevent possible confusion:

#### 2.2.1

##### **shall**

used when stating mandatory requirements of the standard

#### 2.2.2

##### **should**

used when stating recommendations that are understood to be advisory

#### 2.2.3

##### **may**

used to indicate optional directives or features

### 2.3 Acronyms

CPU central processing unit

LSB least significant bit

MMU memory management unit

MSB most significant bit

### 2.4 Editorial conventions

The following editorial conventions are used in this standard.

#### 2.4.1 Signal names

A signal name followed by a number range in square brackets represents a set of logically related signals. The first number in the range indicates the most significant bit. As an example, D[31:0] describes the 32 bits of the data bus signals, with bit 31 being the most significant bit and bit 0 being the least significant bit.

An asterisk is appended to a signal name to indicate that its asserted or 1 state is present when the signal line's voltage is at its more negative logic level. The absence of an asterisk indicates that the signal is asserted or "1" when the signal line's voltage is at its more positive logic level. As an example, SEL\* is asserted or "1" when the signal is at its more negative logic level.

#### 2.4.2 Numbers

Values of signal names, including the value of a range of logically related signals grouped by a bracket, will be indicated as binary values with a binary character for each signal in the range. As an example, the notation PA[2:0] = 110 indicates that PA[2] has a 1 binary value, PA[1] has a 1 binary value, and that PA[0] has a 0 binary value.