



IEEE

IEC 62014-4

Edition 2.0 2025-06

INTERNATIONAL STANDARD

IEEE Std 1685™

IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP
within Tool Flows

(<https://standards.iteh.ai>)
Document Preview

[IEC 62014-4:2025](https://standards.iteh.ai/catalog/standards/iec/49a8f481-31db-4843-80ea-5a74a298332f/iec-62014-4-2025)

<https://standards.iteh.ai/catalog/standards/iec/49a8f481-31db-4843-80ea-5a74a298332f/iec-62014-4-2025>



THIS PUBLICATION IS COPYRIGHT PROTECTED

Copyright © 2022 IEEE

All rights reserved. IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Inc. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the IEC Central Office. Any questions about IEEE copyright should be addressed to the IEEE. Enquiries about obtaining additional rights to this publication and other information requests should be addressed to the IEC or your local IEC member National Committee.

IEC Secretariat
3, rue de Varembe
CH-1211 Geneva 20
Switzerland
Tel.: +41 22 919 02 11
info@iec.ch
www.iec.ch

Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue
New York, NY 10016-5997
United States of America
stds.ipr@ieee.org
www.ieee.org

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC/IEEE publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search - webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

IEC Products & Services Portal - products.iec.ch

Discover our powerful search engine and read freely all the publications previews, graphical symbols and the glossary. With a subscription you will always have access to up to date content tailored to your needs.

Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 500 terminological entries in English and French, with equivalent terms in 25 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

IEC 62014-4:2025

<https://standards.iteh.ai/catalog/standards/iec/49a8f481-31db-4843-80ea-5a74a298332f/iec-62014-4-2025>

Warning! Make sure that you obtained this publication from an authorized distributor.

Contents

1.	Overview.....	19
1.1	Scope	19
1.2	Purpose	19
1.3	Word usage.....	20
1.4	Design environment	20
1.5	IP-XACT-enabled implementations	25
1.6	Conventions used	26
1.7	Use of color in this standard.....	31
1.8	Contents of this standard.....	31
2.	Normative references	33
3.	Definitions, acronyms, and abbreviations.....	34
3.1	Definitions	34
3.2	Acronyms and abbreviations	39
4.	Interoperability use model	40
4.1	Roles and responsibilities.....	40
4.2	IP-XACT IP exchange flows.....	41
5.	Interface definition descriptions	43
5.1	Definition descriptions	43
5.2	Bus definition	43
5.3	Abstraction definition.....	45
5.4	Ports.....	46
5.5	Wire ports.....	47
5.6	Qualifiers	49
5.7	Wire port group	51
5.8	Wire port mode (and mirrored mode) constraints.....	52
5.9	Transactional ports	53
5.10	Transactional port group	54
5.11	Packets.....	55
5.12	Extending bus and abstraction definitions	56
5.13	Clock and reset handling	60
6.	Component descriptions	61
6.1	Component	61
6.2	Type definitions.....	63
6.3	Power domains	65
6.4	Interfaces	66
6.5	Interface interconnections	67
6.6	Complex interface interconnections.....	68
6.7	Bus interfaces	71
6.8	Indirect interfaces.....	79
6.9	Component channels	81
6.10	Modes.....	82

6.11	Address spaces	83
6.12	Memory maps.....	87
6.13	Remapping	99
6.14	Registers	100
6.15	Models.....	115
6.16	Component generators.....	151
6.17	File sets.....	153
6.18	Clear box elements	159
6.19	Clear box element reference.....	161
6.20	CPUs.....	162
6.21	Reset types.....	167
7.	Design descriptions.....	168
7.1	Design.....	168
7.2	Design component instances	170
7.3	Design interconnections	171
7.4	Active, hierarchical, monitored, and monitor interfaces	173
7.5	Design ad hoc connections	176
7.6	Port references.....	178
8.	Abstractor descriptions	180
8.1	Abstractor.....	180
8.2	Abstractor interfaces	182
8.3	Abstractor models	183
8.4	Abstractor views.....	184
8.5	Abstractor ports	185
8.6	Abstractor wire ports.....	186
8.7	Abstractor transactional port	189
8.8	Abstractor structured ports	190
8.9	Abstractor generators	193
9.	Type definitions descriptions.....	194
9.1	Type definitions.....	194
9.2	Field access policy definition.....	197
9.3	Enumeration definition.....	198
9.4	Field definition	199
9.5	Register definition.....	200
9.6	Register file definition.....	201
9.7	Address block definition	202
9.8	Bank definition.....	203
9.9	Memory map definition.....	205
9.10	Memory remap definition.....	207
10.	Generator chain descriptions	208
10.1	generatorChain	208
10.2	generatorChainSelector	210
10.3	generatorChain component selector	211
10.4	generatorChain generator	212

11.	Design configuration descriptions	214
11.1	Design configuration	214
11.2	designConfiguration	215
11.3	interconnectionConfiguration	216
11.4	abstractorInstance	217
11.5	viewConfiguration	218
12.	Catalog descriptions	219
12.1	catalog	219
12.2	ipxactFile	221
13.	Addressing	222
13.1	Calculating the bit address of a bit in a memory map or address space	222
13.2	Calculating the bus address at the bus interface	224
13.3	Calculating the address at the indirect interface	224
13.4	Address modifications of a channel	225
13.5	Address translation in a bridge	225
14.	Data visibility	226
14.1	Mapped address bits mask	226
14.2	Address modifications of an interconnection	226
14.3	Bit steering in a channel	226
14.4	Visibility of bits	227
Annex A	Bibliography	230
Annex B	Semantic consistency rules	231
B.1	Semantic consistency rule definitions	231
B.1.1	Compatibility of busDefinitions	231
B.1.2	Interface mode of a bus interface	231
B.1.3	Compatibility of abstractionDefinitions	231
B.1.4	Element referenced by configurableElementValue element	231
B.1.5	Memory mapping	231
B.1.6	Port connection equivalence class	232
B.1.7	Logical and physical ports	232
B.1.8	Addressable bus interface	232
B.1.9	Field connection graph	232
B.2	Rule listings	234
B.2.1	Cross-references and VLNVs	234
B.2.2	Interconnections	238
B.2.3	Channels, bridges, and abstractors	240
B.2.4	Monitor interfaces and monitor interconnections	243
B.2.5	Configurable elements	244
B.2.6	Ports	247
B.2.7	Registers	255
B.2.8	Memory maps	259
B.2.9	Addressing	260
B.2.10	Hierarchy	261
B.2.11	Hierarchy and memory maps	262

B.2.12	Constraints	262
B.2.13	Design configurations	264
B.2.14	Expressions	265
B.2.15	Access handles	268
Annex C	Common elements and concepts.....	269
C.1	accessHandles	269
C.1.1	simpleAccessHandle	269
C.1.2	slicedAccessHandle.....	270
C.1.3	portAccessHandle.....	271
C.1.4	sliceType	272
C.1.5	portSliceType	272
C.2	accessPolicies.....	273
C.2.1	Schema	273
C.2.2	Description	273
C.3	Access resolution	274
C.4	arrays.....	275
C.4.1	Configurable arrays with arrayId	275
C.4.2	Configurable arrays without arrayId	276
C.4.3	Memory arrays with stride	276
C.4.4	Field arrays with bit stride.....	277
C.5	assertions.....	278
C.5.1	Schema	278
C.5.2	Description	278
C.6	attributes.....	279
C.6.1	Schema	279
C.6.2	Description	280
C.7	complexBaseExpression.....	281
C.7.1	complexTiedValueExpression	282
C.7.2	qualifiedExpression	282
C.7.3	realExpression	283
C.7.4	signedLongintExpression	284
C.7.5	stringExpression	285
C.7.6	unresolvedStringExpression.....	285
C.7.7	unresolvedUnsignedBitExpression	286
C.7.8	unresolvedUnsignedPositiveIntExpression	286
C.7.9	unsignedBitExpression	287
C.7.10	unsignedBitVectorExpression	287
C.7.11	unsignedIntExpression	288
C.7.12	unsignedLongintExpression	289
C.7.13	unsignedPositiveIntExpression	290
C.7.14	unsignedPositiveLongintExpression	291
C.8	choices	292
C.8.1	Schema	292
C.9	configurableElementValues.....	293
C.9.1	Schema	293
C.9.2	Description	293
C.10	configurableLibraryRefType	294
C.10.1	Schema	294
C.10.2	Description	294
C.11	documentName group.....	295
C.11.1	Schema	295
C.11.2	Description	295

C.12	Endianness	296
C.13	fieldReferenceGroup	297
C.13.1	Schema	297
C.13.2	Description	297
C.14	fieldSliceReferenceGroup	299
C.14.1	Schema	299
C.14.2	Description	300
C.15	fileSetRef	300
C.15.1	Schema	300
C.15.2	Description	301
C.16	fileType	301
C.16.1	Schema	301
C.16.2	Description	301
C.17	indices	302
C.17.1	Schema	302
C.17.2	Description	302
C.18	libraryRefType	303
C.18.1	Schema	303
C.18.2	Description	303
C.19	Name groups	304
C.19.1	nameGroup group	304
C.19.2	nameGroupNMTOKEN group	305
C.19.3	nameGroupOptional group	306
C.19.4	nameGroupPort group	307
C.19.5	nameGroupString group	308
C.20	nameValuePairType	308
C.20.1	Schema	308
C.20.2	Description	309
C.21	parameters	309
C.21.1	Schema	309
C.21.2	Description	309
C.22	partSelect	310
C.22.1	Schema	310
C.22.2	Description	310
C.23	pathSegments	311
C.23.1	pathSegment	311
C.23.2	portPathSegment	311
C.24	Power constraints	312
C.24.1	transactionalPowerConstraints	312
C.24.2	wirePowerConstraints	312
C.25	range	313
C.25.1	Schema	313
C.25.2	Description	313
C.26	Vectors	314
C.26.1	vectors	314
C.26.2	extendedVectorsType	314
C.27	vendorExtensions	315
C.27.1	Schema	315
C.27.2	Description	315
C.28	versionedIdentifier group	315
C.28.1	Schema	315
C.28.2	Description	316
C.28.3	Sorting and comparing version elements	316
C.28.4	Version control	317