

SLOVENSKI STANDARD oSIST prEN IEC 63550-3:2025

01-november-2025

Polprevodniški elementi - Nevromorfne naprave - 3. del: Metoda ocenjevanja od konic odvisne plastičnosti v memristorskih napravah

Semiconductor devices - Neuromorphic devices - Part 3: Evaluation method of spike dependent plasticity in memristor devices

iTeh Standards

Dispositifs à semiconducteurs - Dispositifs neuromorphiques - Partie 3: Méthode d'évaluation de la plasticité dépendant de la temporisation des impulsions pré- Et postsynaptiques dans les dispositifs à memristance

Ta slovenski standard je istoveten z: prEN IEC 63550-3:2025

ICS:

31.080.99 Drugi polprevodniški elementi Other semiconductor devices

oSIST prEN IEC 63550-3:2025 en

iTeh Standards (https://standards.iteh.ai) Document Preview

oSIST prEN IEC 63550-3:2025

https://standards.iteh.ai/catalog/standards/sist/9390a686-335d-459f-855c-870530394d72/osist-pren-iec-63550-3-2025

PROJECT NUMBER: IEC 63550-3 ED1

DATE OF CIRCULATION:



47/2941/CDV

COMMITTEE DRAFT FOR VOTE (CDV)

CLOSING DATE FOR VOTING:

	2025-09-05		2025-11-28	
	SUPERSEDES DOCUMENTS:			
	47/2876/CD, 47/2	2927/CC		
IEC TC 47 : SEMICONDUCTOR DEVICES				
SECRETARIAT:		SECRETARY:		
Korea, Republic of		Mr Cheolung Cha		
OF INTEREST TO THE FOLLOWING COMMITTEES:		HORIZONTAL FUNCTION(S):		
ASPECTS CONCERNED:				
Submitted for CENELEC parallel voting		□ NOT SUBMITTED	FOR CENELEC PARALLEL VOTING	
Attention IEC-CENELEC parallel voting eh St		andards		
The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting.		lards.iteh.ai)		
The CENELEC members are invited to CENELEC online voting system.	to vote through the			
This document is still under study and subject to change. It should not be used for reference purposes.				
Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.				
Recipients of this document are invited to submit, with their comments, notification of any relevant "In Some Countries" clauses to be included should this proposal proceed. Recipients are reminded that the CDV stage is the final stage for submitting ISC clauses. (SEE AC/22/2007 OR NEW GUIDANCE DOC).				
TITLE: Semiconductor devices - Neuromorphic devices - Part 3: Evaluation method of spike dependent plasticity in memristor devices				
PROPOSED STABILITY DATE: 2029				
NOTE FROM TC/SC OFFICERS:				

Copyright © 2025 International Electrotechnical Commission, IEC. All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

IEC CDV 63550-3 © IEC:2025

CONTENTS

1

38

39

40

41

42

43

44

45

46

2		
3	FOREWORD	4
4	1 Scope	6
5	2 Normative references	6
6	3 Terms and definitions	6
7	4 Device under testing (DUT)	8
8	4.1 General	8
9	5 Test method	9
10	5.1 General	9
11	5.2 Test equipment and tools	9
12	5.2.1 Spike time dependent plasticity (STDP)	
13	5.2.2 Indirect Spike time dependent plasticity (Indirect STDP)	
14	5.2.3 Spike rate dependent plasticity (SRDP)	
15	6 Test Report	
16	Annex A (informative)	
17	A.1 Synaptic plasticity network between presynaptic and postsynaptic neuron	
18	A.2 Hebbian and Anti-Hebbian synaptic plasticity	
19 20	A.4 Retention characteristics in synaptic plasticity	
21	A.5 Spike rate dependent synaptic plasticity (SRDP) characteristics	
22		0
23 24	Figure 1 – a) Schematic of memristor device. b) Equivalent circuit of a memristor device	8
25	Figure 2 – Block diagram of the measurement setup of a memristor device	9
26 27	Figure 3 – (a) Circuit diagram for STDP process (b) Voltage-time graph to exhibit the STDP operation of a memristor device	11
28	Figure 4 – stimulation test flow chart of the STDP operation of a memristor device	11
29 30	Figure 5 – Synaptic weight changes-spike timing graph of STDP according to inset timing scheme	12
31 32	Figure 6 – Stimulation test flow chart of the STDP retention of memristor device when (a) $\Delta t > 0$ (potentiation) and (b) $\Delta t < 0$ (depression)	13
33 34	Figure 7 – STDP retention measurement of a memristor device when (a) $\Delta t > 0$ (potentiation) and (b) $\Delta t < 0$ (depression) of selected Δt state	13
35 36 37	Figure 8 – (a) Circuit diagram of indirect STDP process (b) Voltage-time graph to exhibit the indirect STDP operation of a memristor device (c) Change in a synaptic weight-spike timing graph of indirect STDP according to inset voltage scheme	14

Figure 9 – Stimulation test flow chart of the indirect STDP of a memristor device when

Figure 10 – Indirect STDP retention measurement of memristor device when (a) V > 0

Figure 11 – (a) Circuit diagram in SRDP process (b) Voltage-time graph to exhibit the

Figure 13 – (a) Change in synaptic weight-spike frequency graph of SRDP (b) SRDP

(potentiation) and (b) V < 0 (depression) of selected Δt state......15

Figure 12 – Stimulation test flow chart of the SRDP operation of memristor device17